Please use this identifier to cite or link to this item:
Title: A flexible general - purpose parallelizing architecture for nested loops in reconfigurable platforms
Institution and School/Department of submitter: Πανεπιστήμιο Ιωαννίνων. Σχολή Θετικών Επιστημών. Τμήμα Μηχανικών Η/Υ & Πληροφορικής
Keywords: Computer science
Publisher: Springer Berlin / Heidelberg
Book name: Integrated circuit and system design. Power and timing modeling, optimization and simulation
Appears in Collections:Μονογραφίες ( Κλειστές)

This item is licensed under a Creative Commons License Creative Commons