Please use this identifier to cite or link to this item:
https://olympias.lib.uoi.gr/jspui/handle/123456789/10935
Full metadata record
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Haniotakis, T. | en |
dc.contributor.author | Tsiatouhas, Y. | en |
dc.contributor.author | Nikolos, D. | en |
dc.contributor.author | Efstathiou, C. | en |
dc.date.accessioned | 2015-11-24T17:01:30Z | - |
dc.date.available | 2015-11-24T17:01:30Z | - |
dc.identifier.issn | 1063-8210 | - |
dc.identifier.uri | https://olympias.lib.uoi.gr/jspui/handle/123456789/10935 | - |
dc.rights | Default Licence | - |
dc.subject | design for testability | en |
dc.subject | domino cmos | en |
dc.subject | multiple precharge | en |
dc.subject | logic-circuits | en |
dc.subject | cmos logic | en |
dc.subject | microprocessor | en |
dc.subject | faults | en |
dc.title | Testable designs of multiple precharged Domino circuits | en |
heal.type | journalArticle | - |
heal.type.en | Journal article | en |
heal.type.el | Άρθρο Περιοδικού | el |
heal.identifier.primary | Doi 10.1109/Tvlsi.2007.893664 | - |
heal.language | en | - |
heal.access | campus | - |
heal.recordProvider | Πανεπιστήμιο Ιωαννίνων. Σχολή Θετικών Επιστημών. Τμήμα Μηχανικών Ηλεκτρονικών Υπολογιστών και Πληροφορικής | el |
heal.publicationDate | 2007 | - |
heal.abstract | Domino CMOS circuits are an option for speeding up critical units. An inherent problem of Domino logic is that under specific input conditions the charge redistribution between parasitic capacitances at internal nodes of a circuit can violate the noise margins and cause erroneous responses at the output. The dominant solution to this problem is the multiple precharging of the gate's internal nodes. However, the added precharge transistors are not testable for stuck-open faults. Undetectable stuck-open faults at these transistors may cause noise margins reduction and consequently may affect the reliability of the circuit since its operation in the field will be sensitive to environmental factors such as noise. In this paper, we propose new multiple precharging design schemes that enhance Domino circuits' testability with respect to transistor stuck-open and stuck-on faults. | en |
heal.journalName | Ieee Transactions on Very Large Scale Integration (Vlsi) Systems | en |
heal.journalType | peer reviewed | - |
heal.fullTextAvailability | TRUE | - |
Appears in Collections: | Άρθρα σε επιστημονικά περιοδικά ( Ανοικτά) |
Files in This Item:
File | Description | Size | Format | |
---|---|---|---|---|
tsiatouhas-2007-Testable designs of multiple precharged Domino circuits.pdf | 160.85 kB | Adobe PDF | View/Open Request a copy |
This item is licensed under a Creative Commons License