Please use this identifier to cite or link to this item:
https://olympias.lib.uoi.gr/jspui/handle/123456789/10802Full metadata record
| DC Field | Value | Language |
|---|---|---|
| dc.contributor.author | Kalligeros, E. | en |
| dc.contributor.author | Kavousianos, X. | en |
| dc.contributor.author | Nikolos, D. | en |
| dc.date.accessioned | 2015-11-24T17:00:40Z | - |
| dc.date.available | 2015-11-24T17:00:40Z | - |
| dc.identifier.issn | 0278-0070 | - |
| dc.identifier.uri | https://olympias.lib.uoi.gr/jspui/handle/123456789/10802 | - |
| dc.rights | Default Licence | - |
| dc.subject | built-in self-test (bist) | en |
| dc.subject | logic circuit testing | en |
| dc.subject | scan | en |
| dc.title | Multiphase BIST: A new reseeding technique for high test-data compression | en |
| heal.type | journalArticle | - |
| heal.type.en | Journal article | en |
| heal.type.el | Άρθρο Περιοδικού | el |
| heal.identifier.primary | Doi 10.1109/Tcad.2004.833617 | - |
| heal.language | en | - |
| heal.access | campus | - |
| heal.recordProvider | Πανεπιστήμιο Ιωαννίνων. Σχολή Θετικών Επιστημών. Τμήμα Μηχανικών Ηλεκτρονικών Υπολογιστών και Πληροφορικής | el |
| heal.publicationDate | 2004 | - |
| heal.abstract | In this paper, a new reseeding architecture for scan-based built-in self-test. (BIST), which uses a linear feedback shift register (LFSR) as test pattern generator, is proposed. Multiple cells of the LFSR are utilized as sources for feeding the scan chain of the circuit under test in different test phases. The LFSR generates the same state sequence in all phases, keeping that way the implementation cost low. A seed-selection algorithm is furthermore presented that, taking advantage of the multiphase architecture, manages to significantly reduce the number of the required seeds for achieving complete (100%) fault coverage. The proposed technique can be used either in a full BIST implementation or in a test-resource partitioning scenario, since the test-data storage requirements on the tester are very low. When a full BIST implementation is preferable, the multiphase architecture can also be combined with a dynamic reseeding scheme that uses combinational logic instead of a ROM in order to perform the reseedings. This way the implementation area of the BIST circuitry is further reduced. Experimental results demonstrate the advantages of the proposed LFSR reseeding approach over the already known reseeding techniques. | en |
| heal.journalName | Ieee Transactions on Computer-Aided Design of Integrated Circuits and Systems | en |
| heal.journalType | peer reviewed | - |
| heal.fullTextAvailability | TRUE | - |
| Appears in Collections: | Άρθρα σε επιστημονικά περιοδικά ( Ανοικτά) | |
Files in This Item:
| File | Description | Size | Format | |
|---|---|---|---|---|
| Kalligeros-2004-Multiphase BIST_ A n.pdf | 791.45 kB | Adobe PDF | View/Open Request a copy |
This item is licensed under a Creative Commons License
