Please use this identifier to cite or link to this item: https://olympias.lib.uoi.gr/jspui/handle/123456789/10705
Full metadata record
DC FieldValueLanguage
dc.contributor.authorKamoulakos, G.en
dc.contributor.authorTsiatouhas, Y.en
dc.contributor.authorChrisanthopoulos, A.en
dc.contributor.authorArapoyanni, A.en
dc.date.accessioned2015-11-24T17:00:05Z-
dc.date.available2015-11-24T17:00:05Z-
dc.identifier.issn0018-9383-
dc.identifier.urihttps://olympias.lib.uoi.gr/jspui/handle/123456789/10705-
dc.rightsDefault Licence-
dc.subjectmos devicesen
dc.subjectrandom access memoriesen
dc.subjectsemiconductor device modelingen
dc.subjectsemiconductor devicesen
dc.subjectsemiconductor memoriesen
dc.titleA high-density DRAM cell with built-in gain stageen
heal.typejournalArticle-
heal.type.enJournal articleen
heal.type.elΆρθρο Περιοδικούel
heal.languageen-
heal.accesscampus-
heal.recordProviderΠανεπιστήμιο Ιωαννίνων. Σχολή Θετικών Επιστημών. Τμήμα Μηχανικών Ηλεκτρονικών Υπολογιστών και Πληροφορικήςel
heal.publicationDate2001-
heal.abstractA high-density DRAM cell is proposed with a built-in vertical gain device topology. Due to the vertical built-in gain device, this cell exhibits increased reading speed, elongated refresh period, low-power oriented operation, and minor layout area penalty.en
heal.journalNameIeee Transactions on Electron Devicesen
heal.journalTypepeer reviewed-
heal.fullTextAvailabilityTRUE-
Appears in Collections:Άρθρα σε επιστημονικά περιοδικά ( Ανοικτά)

Files in This Item:
File Description SizeFormat 
tsiatouhas-2001-A high-density DRAM cell with built-in gain stage.pdf170.17 kBAdobe PDFView/Open    Request a copy


This item is licensed under a Creative Commons License Creative Commons