

## Fermi-level pinning and charge neutrality level in germanium

A. Dimoulas, P. Tsipas, A. Sotiropoulos, and E. K. Evangelou

Citation: *Appl. Phys. Lett.* **89**, 252110 (2006); doi: 10.1063/1.2410241

View online: <http://dx.doi.org/10.1063/1.2410241>

View Table of Contents: <http://apl.aip.org/resource/1/APPLAB/v89/i25>

Published by the [American Institute of Physics](#).

---

### Additional information on *Appl. Phys. Lett.*

Journal Homepage: <http://apl.aip.org/>

Journal Information: [http://apl.aip.org/about/about\\_the\\_journal](http://apl.aip.org/about/about_the_journal)

Top downloads: [http://apl.aip.org/features/most\\_downloaded](http://apl.aip.org/features/most_downloaded)

Information for Authors: <http://apl.aip.org/authors>

## ADVERTISEMENT



**PFEIFFER**  **VACUUM**

Complete Dry Vacuum Pump Station  
for only **\$4995** — HiCube™ Eco

800-248-8254 | [www.pfeiffer-vacuum.com](http://www.pfeiffer-vacuum.com)

# Fermi-level pinning and charge neutrality level in germanium

A. Dimoulas,<sup>a)</sup> P. Tsipas, and A. Sotiropoulos  
 MBE Laboratory, Institute of Materials Science, National Center for Scientific Research DEMOKRITOS,  
 153 10 Athens, Greece

E. K. Evangelou  
 Physics Department, University of Ioannina, 45110 Ioannina, Greece

(Received 22 July 2006; accepted 19 November 2006; published online 20 December 2006)

The Schottky barrier height in metal/Ge contacts shows weak dependence on the metal work function indicating strong Fermi-level pinning close to the Bardeen limit. The pinning factor  $S$  is about 0.05 and the charge neutrality level (CNL) is only about 0.09 eV above the top of the valence band. Because of this, the Fermi level in Ge lies higher than CNL in most cases of interest so that unpassivated acceptorlike gap states at the interface are easily filled, building up a *net negative* fixed charge. This could prevent efficient inversion of a  $p$ -type Ge surface in a metal-oxide-semiconductor structure. © 2006 American Institute of Physics. [DOI: 10.1063/1.2410241]

Schottky contacts between metals and semiconductors have been the subject of research for many years.<sup>1</sup> Most of the work focuses on Si, III-V, and other compound semiconductors because of their technological importance. Considerably less is known about Schottky contacts on Ge. The interest in this material has increased significantly since the first demonstration<sup>2</sup> of functional metal-oxide-semiconductor field-effect transistors (MOSFETs) with high- $k$  gate dielectrics. This has opened the possibility to enhance the high frequency performance of digital logic devices taking advantage of the higher carrier mobilities in Ge. Despite significant progress in Ge  $p$ -channel transistors,<sup>2-7</sup> the  $n$ -channel MOSFETs are barely functional, often exhibiting low channel mobility<sup>9,10</sup> and ON-state currents.<sup>7-10</sup> The importance of substrate doping in improving channel mobility in Ge  $n$ MOSFETs has been recognized recently;<sup>11</sup> however the reasons for the inferior performance frequently observed in  $n$ -channel devices are not fully understood at the present time. The Ge  $p$ - $n$  junctions present also a big challenge because they have high leakage as a result of the small energy gap. In addition, dopants in Ge present low solid solubility,<sup>12</sup> incomplete activation, and enhanced diffusion,<sup>12</sup> which result in poor quality source-drain (S/D) contacts inducing high OFF- and low ON-state currents. This has triggered research in Schottky barrier S/D transistors<sup>13-15</sup> with the aim to improve the dc characteristics.

Apart from the technological importance, there is also scientific interest. Metal/Ge contacts offer the possibility to study fundamental properties of interfaces such as the Fermi-level pinning and the charge neutrality level (CNL), which are largely unknown for Ge. In early works<sup>16,17</sup> the focus was mainly on the pinning factor  $S$  for which values of 0.4 (Ref. 16) and 0.02 (Ref. 17) were obtained. These differ between each other significantly, so that a conclusion about the strength of Fermi-level pinning could not be made. In addition, apart from theoretical calculations,<sup>18,19</sup> no experimental evidence is available for the CNL of Ge.

Here, we measure the pinning factor and the CNL in Ge using Schottky diodes with a variety of metals. We also dis-

cuss the possible influence of the CNL on inverting the surface of  $p$ -type Ge in an attempt to understand the frequently observed poor performance of Ge  $n$ MOSFET devices.

The Schottky diodes were made on phosphorus-doped  $n$ -type Ge substrates using shadow masks with a resistivity of 0.027  $\Omega$  cm. The native oxide was first desorbed *in situ* in UHV by heating the substrate to 360 °C for 15 min until a  $(2 \times 1)$ -reconstructed surface is observed by reflection high energy electron diffraction through large openings in the masks, which is indicative of a clean and flat surface. Subsequently, 30-nm-thick metals were deposited *in situ* at room temperature. In the case of reactive metals (e.g., Ce, La, Hf, etc.), a 30-nm-thick Pt cap layer was deposited without breaking vacuum in order to avoid oxidation. The  $J$ - $V$  characteristics for three of the Schottky diodes are shown in Fig. 1. These are modeled according to the equivalent circuit<sup>20</sup> in the inset of Fig. 1 which takes into account series resistance and parasitic leakage effects. On the basis of this circuit, the current as a function of voltage is given by  $I = I_d + I_p = I_s (\exp((V - IR_S)/nkT) - 1) + G_p(V - IR_S)$ . The saturation current  $I_s$  in the thermionic emission approximation is given by<sup>21</sup>  $I_s = AA^*T^2 \exp(-q\Phi_b/kT)$ , where




FIG. 1. (Color online)  $J$ - $V$  characteristics for three of the metal/ $n$ -Ge Schottky diodes. The inset at the upper left shows the equivalent circuit used for the modeling (solid lines).  $I_d$  is the current passing through an ideal diode and  $I_p$  is the parallel current due to parasitic leakage. The inset at the upper right shows Pt/ $p$ -Ge Ohmic contacts.

<sup>a)</sup> Author to whom correspondence should be addressed; electronic mail: dimoulas@ims.demokritos.gr

TABLE I. Metal/*n*-Ge Schottky diode parameters.

Metal	Barrier height $\Phi_{b,e}$ (eV)	Ideality factor $n$	Series resistance $R_S$ ( $\Omega$ )	Parallel conductance $G_P$ ( $S \times 10^{-4}$ )
Pt	0.64	1.12	8.47	0.08
Hf	0.58	1.04	6.70	0.13
Ni	0.58	1.04	6.45	0.07
Ti	0.57	1.03	6.65	0.22
Ta	0.51	2.12	15.10	10.67
La	0.51	1.04	13.46	0.84
Gd	0.49	1.11	7.40	8.42
Ce	0.49	1.06	8.10	5.99

$A = 5 \times 10^{-3} \text{ cm}^2$  is the diode area and  $A^* = 143 \text{ A/cm}^2 \text{ K}^2$  is the Richardson constant<sup>21</sup> for Ge (100).

The barrier height for electrons  $\Phi_{b,e}$ , the ideality factor  $n$ , the series resistance  $R_s$ , and the parallel conductance  $G_p = 1/R_p$  are treated as adjustable parameters and are estimated from the fitting of the experimental curves (see Fig. 1). Their values are listed in Table I. The barrier height as a function of metal work function  $\Phi_m$  is plotted in Fig. 2, where  $\Phi_m$  values are taken from Ref. 22. We observe a linear behavior, which is expected since  $\Phi_{b,e}$  is given by<sup>23</sup>  $\Phi_{b,e} = S(\Phi_m - \Phi_{\text{CNL}}) + (\Phi_{\text{CNL}} - \chi_S)$ , where  $S \equiv \partial\Phi_{b,e}/\partial\Phi_m$  is the pinning factor and  $\chi_S$  and  $\Phi_{\text{CNL}}$  are the semiconductor electron affinity and the charge neutrality level, respectively, both measured from the vacuum level (see inset of Fig. 2). A linear fitting of the experimental points yields  $\Phi_{b,e} = 0.05\Phi_m + 0.34 \text{ eV}$  represented by the solid curve in Fig. 2. From the above equations we obtain  $S = 0.05 (\pm 0.01)$  and  $\Phi_{\text{CNL}} = 4.57 (\pm 0.07) \text{ eV}$ . The CNL measured from the top of the valence band is given by  $\Phi_0 = E_g + \chi_S - \Phi_{\text{CNL}}$  (see inset of Fig. 2) and takes the value of  $\Phi_0 = 0.09 (\pm 0.07) \text{ eV}$  assuming  $\chi_S = 4 \text{ eV}$  and  $E_g = 0.66 \text{ eV}$ . The measured  $\Phi_0$  in the present work is between the previously reported theoretical values of 0.18 eV (Ref. 18) and 0.03 eV (Ref. 19) for




FIG. 2. Barrier height for electrons  $\Phi_{b,e}$  vs metal work function  $\Phi_m$ . The solid line represents a linear fit to the experimental points. The dotted line (a) represents the ideal Schottky limit with  $S=1$  and  $\Phi_{b,e} = \Phi_m - \chi_S$ . The horizontal dash-dotted line (b) represents the Bardeen strong pinning limit with  $S=0$  and  $\Phi_{b,e} = \Phi_{\text{CNL}} - \chi_S$ . The inset shows the alignment of the different energy levels at an arbitrary metal-semiconductor interface.

Ge, while it agrees with the latter within the experimental error.

As seen from Fig. 2 and the extracted value of  $S=0.05$ , the Schottky barrier is nearly independent from the metal work function falling close to the strong Fermi-level pinning limit (the Bardeen limit) with  $S \approx 0$ . Because of the strong Fermi-level pinning around the CNL [which is only 0.09 eV above the valence band (VB)], all metals give high barrier heights for electrons  $\Phi_{b,e}$ , close to the Ge band gap  $E_g$  (Fig. 2), meaning also that the barrier height for holes  $\Phi_{b,h} \approx E_g - \Phi_{b,e}$  is very small (in the case of Pt,  $\Phi_{b,h}$  is only 20 meV). As shown in the inset of Fig. 1, Pt on *p*-type Ge gives ohmic contacts as a result of low  $\Phi_{b,h}$ , and the same is true for all other metals, implying that they are suitable for *p*MOSFETs. On the other hand, the same data in Fig. 2 show that it will be hard to find elemental metals with low enough barrier height for electrons. It should be noted, however, that Ti germanides<sup>24</sup> and sulfur-passivated Ni germanide<sup>25</sup> Schottky contacts give  $\Phi_{b,e}$  values as low as 0.34 and 0.15 eV, respectively. The latter value of 0.15 eV (Ref. 25) is promising result toward realizing Ohmic contacts on *n*-type Ge, suitable for *n*MOSFETs.

The location of CNL close to the valence band (less than 0.1 eV from the top) deserves better attention because it may be related to the frequently observed<sup>7-10</sup> poor performance of *n*MOSFETs. Attempting a detailed description, we first note that in the virtual induced gap states approximation,<sup>26</sup> exponentially decaying interface states fill the semiconductor gap as a result of the disruption of periodicity at the interface. These are generally a mixture of acceptorlike conduction band (CB) and donorlike VB states<sup>26</sup> with CNL marking the crossing point at which their densities are equal (see Fig. 3). CNL is considered to be mainly a property of the semiconductor itself,<sup>18,26,27</sup> therefore in a first approximation, we may ignore the presence of the insulator and focus on the semiconductor (Fig. 3). The asymmetrical distribution of the density of interface states as depicted in Fig. 3 originates from the lower VB effective density of states in Ge and it is compatible with the position of the CNL close to the VB since CNL is the weighted average<sup>23</sup> of the density of states. The larger density of occupied acceptor states in the upper half of the band gap (also confirmed by other measurements<sup>28</sup>) could cause enhanced Coulomb scattering of electrons in *n*-channel devices, thus explaining<sup>28,29</sup> the asymmetry<sup>8-10,28,29</sup> in degradation between functional *p*FETs and *n*FETs with comparable performance. However, it cannot explain satisfactorily the fact that in several cases the *n*-channel devices are nonfunctional<sup>5</sup> or severely underperformant<sup>6</sup> despite the use of advanced passivation methodologies<sup>6</sup> which, notably, improve *p*MOSFET performance.<sup>6</sup> In what follows we attempt to explain this dramatic degradation of *n*MOSFETs which often results in complete failure. Without loss of generality, we take a typical case of *p*-type Ge, with a doping  $N_A \sim 10^{17} \text{ cm}^{-3}$ . If there is no bias at the gate, the semiconductor Fermi level  $E_F$  is aligned with the CNL so that the interface is neutral [Fig. 3(a)]. Applying a positive bias on the gate, the bands bend downwards, drawing CNL away from  $E_F$  as illustrated in Fig. 3(b). This is energetically unfavorable though since it creates charge imbalance. Indeed, in this case, more (unpassivated) acceptorlike CB states are filled by electrons, building a fixed *net negative* charge at the interface which screens the applied positive gate bias or, to say it differently, repels






FIG. 3. (Color online) Energy band diagram drawn in scale for *p*-type Ge MOS structure (a) for zero gate bias  $V_g$  and (b) for a positive value of  $V_g$ . Here, only the semiconductor and the interface with the oxide insulator are shown. Dashed lines marked by (c) and (v) are arbitrary schematic representations of acceptorlike CB and donorlike VB densities of interface states, respectively.  $E_i$  is the midgap level. The horizontal dotted lines mark the position of the Fermi level for different doping concentrations.

mobile minority carriers (electrons) away from the surface. This makes it difficult to build an inversion layer, which in turn could severely affect operation of *n*MOSFET devices. This situation can be described effectively as the pinning of the Fermi level to retain charge neutrality at the interface. The problem could become more severe for lightly doped *p*-type Ge (see Fig. 3) since, in these cases,  $E_F$  is substantially higher than CNL, therefore more acceptorlike states could be filled. Note, however, that this predicts a different behavior compared to what is concluded in Ref. 11 In *n*-type Ge where  $E_F$  is located in the upper half of the band gap, an even larger negative charge could be trapped at the interface however, in this case, the built-up charge, attracting minority holes, helps invert the channel in *p*MOSFETs. In fact, the presence of negative fixed charge at the interface could shift the threshold voltage in *p*MOSFETs to positive values, resulting in a conducting *p* channel at  $V_g=0$  as previously observed.<sup>5</sup>

In summary, we have found that in metal/*n*-Ge Schottky diodes, the Fermi level is strongly pinned close to the CNL which is located only 0.09 eV above the VB. The location of CNL so close to the Ge VB could be the key to understand the asymmetry between *n*- and *p*-channel FET behaviors. In most of the cases of interest (in both *n*- and *p*-type Ge), the Fermi level in the semiconductor is above the CNL, resulting in a large buildup of fixed negative charge at the interface due to filling up of acceptorlike states. Although this could be helpful in inverting the channel in *p*-FETs, on the opposite, the same built-up charge could prevent efficient inversion in *n*-FETs leading very often to nonfunctional or severely underperforming devices.

This work was supported by the EU project IST-ET4US-002048 and National Contract PENED03, No. ED-155.

<sup>1</sup>R. T. Tung, *Mater. Sci. Eng.*, **R**, **35**, 1 (2001).

<sup>2</sup>C. O. Chui, H. Kim, D. Chi, B. B. Triplett, P. C. McIntyre, and K. C. Saraswat, *Tech. Dig. - Int. Electron Devices Meet.* **2002**, 437.

<sup>3</sup>H. Shang, H. Okorn-Schmidt, K. K. Chan, M. Copel, J. A. Ott, P. M. Kozlowski, S. E. Steen, S. A. Cordes, H.-S. P. Wong, E. C. Jones, and W. E. Haensch, *Tech. Dig. - Int. Electron Devices Meet.* **2002**, 441.

<sup>4</sup>Y. Kamata, Y. Kamimuta, T. Ino, R. Iijima, M. Koyama, and A. Nishiyama, *Tech. Dig. - Int. Electron Devices Meet.* **2005**, 17.

<sup>5</sup>A. Ritenour, A. Khakifirooz, D. A. Antoniadis, R. Z. Lei, W. Tsai, A.

Dimoulas, G. Mavrou, and Y. Panayiotatos, *Appl. Phys. Lett.* **88**, 132107 (2006).

<sup>6</sup>B. De Jaeger, B. Kaczer, P. Zimmerman, K. Opsomer, G. Winderickx, J. Van Steenberghe, E. Van Moorhem, V. Terzieva, R. Bonzom, F. Leys, C. Arena, M. Bauer, C. Werkhoven, M. Caymax, M. Meuris, and M. Heyns, *Proceedings of ISTDM 2006*, pp. 32–33.

<sup>7</sup>S. J. Whang, S. J. Lee, F. Gao, N. Wan, C. X. Zhu, J. S. Pan, L. J. Tang, and D. L. Kwong, *Tech. Dig. - Int. Electron Devices Meet.* **2004**, 307.

<sup>8</sup>C. O. Chui, H. Kim, P. C. McIntyre, and K. C. Saraswat, *Tech. Dig. - Int. Electron Devices Meet.* **2003**, 437.

<sup>9</sup>H. Shang, K. L. Lee, P. Kozlowski, C. D'Emic, I. Babich, E. Sikorski, M. K. Jeong, H. H. P. Wong, K. Guarini, and N. Haensch, *IEEE Electron Device Lett.* **25**, 135 (2004).

<sup>10</sup>A. Dimoulas, Y. Panayiotatos, A. Sotiropoulos, P. Tsipas, D. P. Brunco, G. Nicholas, J. Van Steenberghe, F. Bellenger, M. Houssa, M. Caymax, and M. Meuris, *Proceedings of the 36th ESSDERC 2006, Montreux, Switzerland*, pp. 142–145.

<sup>11</sup>W. P. Bai, N. Lu, A. Ritenour, M. L. Lee, D. A. Antoniadis, and D.-L. Kwong, *IEEE Electron Device Lett.* **27**, 175 (2006).

<sup>12</sup>C. O. Chui, L. Kulig, J. Moran, W. Tsai, and K. Saraswat, *Appl. Phys. Lett.* **87**, 091909 (2005).

<sup>13</sup>T. Maeda, K. Ikeda, S. Nakaharai, T. Tezuka, N. Sugiyama, Y. Moriyama, and S. Takagi, *IEEE Electron Device Lett.* **26**, 102 (2005).

<sup>14</sup>R. Li, H. B. Yao, S. J. Lee, D. Z. Chi, M. B. Yu, G. Q. Lo, and D. L. Kwong, *Thin Solid Films* **504**, 28 (2006).

<sup>15</sup>D. Z. Chi, R. T. P. Lee, S. J. Chua, S. J. Lee, S. Ashok, and D.-L. Kwong, *J. Appl. Phys.* **97**, 113706 (2005).

<sup>16</sup>A. Thanailakis and D. C. Northrop, *Solid-State Electron.* **16**, 1383 (1973).

<sup>17</sup>E. D. Marshall, C. S. Wu, C. S. Pai, D. M. Scott, and S. S. Lau, *Mater. Res. Soc. Symp. Proc.* **47**, 161 (1985).

<sup>18</sup>J. Tersoff, *Phys. Rev. B* **30**, 4874 (1984).

<sup>19</sup>M. Cardona and N. E. Christensen, *Phys. Rev. B* **35**, 6182 (1987).

<sup>20</sup>J. H. Werner, *Appl. Phys. A: Mater. Sci. Process.* **47**, 291 (1998).

<sup>21</sup>S. M. Sze, *Physics of Semiconductor Devices*, 2nd ed. (Wiley, New York 1981), pp. 270–286.

<sup>22</sup>*CRC Handbook of Chemistry and Physics*, 59th ed. (CRC, West Palm Beach, FL, 1978), pp. E81–E82.

<sup>23</sup>J. Robertson, *J. Vac. Sci. Technol. B* **18**, 1785 (2000).

<sup>24</sup>D. Han, Y. Wang, D. Tian, W. Wang, X. Liu, J. Kang, and R. Han, *Microelectron. Eng.* **82**, 93 (2005).

<sup>25</sup>K. Ikeda, Y. Yamashita, N. Sugiyama, N. Taoka, and S. Takagi, *Appl. Phys. Lett.* **88**, 152115 (2006).

<sup>26</sup>H. Luth, *Surfaces and Interfaces of Solid Materials* 3rd ed. (Springer, Heidelberg, 1995), pp. 431–444.

<sup>27</sup>J. Tersoff, *Phys. Rev. B* **32**, 6968 (1985).

<sup>28</sup>C. O. Chui, F. Ito, and K. C. Saraswat, *IEEE Trans. Electron Devices* **53**, 1501 (2006).

<sup>29</sup>M. Houssa, T. Conard, F. Bellenger, G. Nicholas, G. Mavrou, Y. Panayiotatos, A. Dimoulas, M. Meuris, M. Caymax, and M. M. Heyns, *J. Electrochem. Soc.* **153**, G1112 (2006).