Charge storage and interface states effects in Si-nanocrystal memory obtained using low-energy Si+ implantation and annealing

E. Kapetanakis, P. Normand, D. Tsoukalas, K. Beltsios, J. Stoemenos et al.

Citation: Appl. Phys. Lett. **77**, 3450 (2000); doi: 10.1063/1.1328101 View online: http://dx.doi.org/10.1063/1.1328101 View Table of Contents: http://apl.aip.org/resource/1/APPLAB/v77/i21 Published by the American Institute of Physics.

**Applied Physics** 

Letters

## **Related Articles**

Dual-purpose BGaN layers on performance of nitride-based high electron mobility transistors Appl. Phys. Lett. 100, 243503 (2012)

Simulation of tunneling field-effect transistors with extended source structures J. Appl. Phys. 111, 114514 (2012)

Fabrication and characterization of InAIN/GaN-based double-channel high electron mobility transistors for electronic applications

J. Appl. Phys. 111, 114513 (2012)

Memory characteristics of laser-crystallized polycrystalline-silicon silicon-oxide-nitride-oxide-silicon thin-film transistor with location-controlled grain boundary perpendicular to the channel Appl. Phys. Lett. 100, 244103 (2012)

Aminated graphene for DNA attachment produced via plasma functionalization Appl. Phys. Lett. 100, 233123 (2012)

### Additional information on Appl. Phys. Lett.

Journal Homepage: http://apl.aip.org/ Journal Information: http://apl.aip.org/about/about\_the\_journal Top downloads: http://apl.aip.org/features/most\_downloaded Information for Authors: http://apl.aip.org/authors

# ADVERTISEMENT



# Charge storage and interface states effects in Si-nanocrystal memory obtained using low-energy Si<sup>+</sup> implantation and annealing

E. Kapetanakis,<sup>a)</sup> P. Normand, and D. Tsoukalas

Institute of Microelectronics, NCSR Demokritos, 15310 Aghia Paraskevi, Greece

K. Beltsios

Institute of Physical Chemistry, NCSR Demokritos, 15310 Aghia Paraskevi, Greece

J. Stoemenos

Department of Physics, University of Thessaloniki, 54006 Thessaloniki, Greece

#### S. Zhang and J. van den Berg

Department of Physics, University of Salford M5 4WT, United Kingdom

(Received 8 August 2000; accepted for publication 3 October 2000)

Thin SiO<sub>2</sub> oxides implanted by very-low-energy (1 keV) Si ions and subsequently annealed are explored with regards to their potential as active elements of memory devices. Charge storage effects as a function of Si fluence are investigated through capacitance and channel current measurements. Capacitance–voltage and source–drain current versus gate voltage characteristics of devices implanted with a dose of  $1 \times 10^{16}$  cm<sup>-2</sup> or lower exhibit clear hysteresis characteristics at low electric field. The observed fluence dependence of the device electrical properties is interpreted in terms of the implanted oxide structure. © 2000 American Institute of Physics. [S0003-6951(00)05447-4]

In order to overcome limitations of conventional nonvolatile and dynamic memory devices, it has recently been proposed $^{1-3}$  to use nanocrystals as charge storage elements embedded in the gate oxide of a field-effect transistor and located in close proximity (2-3 nm) to the transistor channel. Floating gates consisting of Si or Ge nanocrystals have been fabricated through the use of various deposition techniques,<sup>1,2</sup> ion implantation and annealing,<sup>2</sup> or following<sup>3</sup> thermal oxidation of  $Si_{1-r}Ge_r$ . The ion implantation technique is attractive because of its well-established manufacturing advantages but faces the major challenge of making nanocrystals close to the channel without compromising the integrity of the gate oxide and the quality of the SiO<sub>2</sub>/Si interface. For this purpose, low-energy Si implantation is a promising approach. Because of decreasing ion strangle with implantation energy, energies as low as 1 keV are suitable for making well-located two-dimensional (2D) arrays of Si nanocrystals at a relatively low dose and at a tunneling distance from the SiO<sub>2</sub>/Si interface.<sup>4</sup> In order to explore the potential of this approach for memory applications, metaloxide-semiconductor (MOS) capacitors and nMOS transistors with 1 keV Si implanted gate oxides are investigated.

Capacitors with  $6.4 \times 10^{-4}$  cm<sup>-2</sup> gate area and transistors with a gate length ranging from 2 to 10  $\mu$ m and 100  $\mu$ m gate width have been fabricated following a process similar to that used for conventional MOS devices. The main new element is the introduction of Si with a narrow distribution, peaking at a tunneling distance from the SiO<sub>2</sub>/Si interface. For this purpose, Si implantation is carried out into 8-nmthick thermally grown oxide at an energy of 1 keV and at doses ranging from  $5 \times 10^{15}$  to  $5 \times 10^{16}$  cm<sup>-2</sup>. Subsequently, a 30-nm-thick control oxide is deposited, followed by a 30 min nitrogen annealing at 950 °C, aiming at the precipitation of Si nanocrystals. To investigate the effects of interface traps and defects originating from the nanocrystal fabrication process, aluminum sintering was carried out in  $N_2$  and  $N_2/H_2$  environment. The devices were characterized through bias and frequency dependent capacitance measurements, as well as static and dynamic transistor current measurements.

The nanocrystal characteristics as a function of the implantation dose were deduced from a transmission electron microscopy study combining cross-sectional and associated plane-view images and *e*-diffraction patterns. The major results are as follows: (a) The  $5 \times 10^{15}$  cm<sup>-2</sup> dose leads to very small ill-defined Si clusters. (b) The  $1 \times 10^{16}$  cm<sup>-2</sup> dose gives rise to a Si-rich band with a thickness of about 3 nm located at 2–3 nm from the SiO<sub>2</sub>/Si interface; the band is composed of ill-crystallized quasispherical Si grains, 3–8 nm in size. (c) A  $2 \times 10^{16}$  cm<sup>-2</sup> dose or higher leads to well-crystallized plateletlike Si grains (4–15 and 5–20 nm in size for the 2 and  $5 \times 10^{16}$  cm<sup>-2</sup> cases, respectively) with a thickness ~4 nm. These large Si nanocrystals are almost in touch with each other [Fig. 1(b) and plane-view images (not shown here) for the full (111) diffraction ring].

Figure 2 shows high-frequency (HF) capacitance– voltage (*C*–*V*) curves for nonimplanted and Si-implanted SiO<sub>2</sub> gate capacitors under dark conditions swept from –10 to +10 V and back to –10 V with a voltage step of 0.1 V/s. A clear hysteresis is found for the  $5 \times 10^{15}$  and 1  $\times 10^{16}$  cm<sup>-2</sup> cases and it corresponds to a flatband voltage shift ( $\Delta V_{FB}$ ) of about 4.6 and 10.0 V, respectively. The hysteresis is attributable to the trapping of electron/holes in the insulator during the positive/negative gate voltage sweep. Nonimplanted devices do not exhibit any shift in the *C*–*V* curves, showing that the hysteresis is Si implantation related. Furthermore, the observation of a large  $\Delta V_{FB}$  at a low-

0003-6951/2000/77(21)/3450/3/\$17.00

3450

<sup>&</sup>lt;sup>a)</sup>Electronic mail: kapetan@imel.demokritos.gr



FIG. 1. Plane-view (PV) TEM micrographs from samples with a 8-nm-thick  $SiO_2$  layer implanted with  $2 \times 10^{16}$  (a) and  $5 \times 10^{16}$  (b)  $Si^+$  cm<sup>-2</sup> at 1 keV and annealed at 950 °C for 30 min. Nanocrystals appear as open entities in (a) and (b). The cross-section image pertains to the (a) case. A high-resolution PV TEM image of a Si nanocrystal is shown in (c). The *e*-diffraction pattern (d) pertains to (a) (arrow indicates the {111} Si ring).

electric field (<2.5 MV/cm) suggests that charge injection involves direct tunneling. From the above-mentioned findings we conclude that devices implanted with a dose of 1  $\times 10^{16}$  cm<sup>-2</sup> or lower exhibit the function of a memory. One memory state corresponds to excess electrons in the gate oxide and another to excess holes. In contrast, devices implanted with a dose of  $2 \times 10^{16}$  cm<sup>-2</sup> or higher do not exhibit any memory effect. In this case the HF-C-V curves are significantly stretched out and the capacitance in the accumulation regime increases with the gate bias. For a better understanding of the HF-C-V results, the frequency dependence of the capacitance under accumulation is investigated (Fig. 3). A constant capacitance ( $\sim 60$  pF) is found for the nonimplanted, and the  $5 \times 10^{15}$  and  $1 \times 10^{16}$  Si cm<sup>-2</sup> implanted devices. The observed capacitance corresponds to an effective SiO<sub>2</sub> thickness of about 37 nm, a value in agreement with the total oxide thickness of  $37 \pm 1$  nm, determined by transmission electron microscopy (TEM) analysis. For the 2 and  $5 \times 10^{16} \text{Si} \text{ cm}^{-2}$  implanted devices, the capacitance shows a strong frequency dependence. At low frequencies the capacitance saturates at about 75 pF, a value corresponding to an effective thickness of 29.5 nm (comparable to the  $30\pm1$  nm TEM observed thickness for the deposited oxide). As the frequency increases, the capacitance becomes lower and asymptotically saturates at values corresponding to an effective thickness close to that for the nonimplanted device. These observations indicate that holes move between the Si-



FIG. 2. High-frequency C-V characteristics for a reference (nonimplanted) and Si-implanted SiO<sub>2</sub> gate capacitors at three different doses.



FIG. 3. Frequency dependence of the capacitance under accumulation conditions for three implantation doses and a reference. Fittings are for the 2  $\times 10^{16}\,{\rm cm}^{-2}$  (dashed line) and  $5\times 10^{16}\,{\rm cm}^{-2}$  (solid line) cases with indicated  $\tau$  values, on the basis of the shown equivalent circuit.

nanocrystal layer and the Si substrate in phase with the small amplitude modulation  $(25 \text{ mV}_{p-p})$ . The characteristic time constant,  $\tau$ , for this dynamic hole exchange can be obtained<sup>5</sup> by considering  $\tau$  as the only parameter to fit the experimental results to the theoretical capacitance derived from the equivalent circuit shown in the inset of Fig. 3.  $C_1$  is the Si-nanocrystal/SiO<sub>2</sub>/Si-substrate junction capacitance,  $C_2$  is the Si-nanocrystal/deposited oxide/ $n^+$ -poly-Si gate junction capacitance, and R is the tunneling resistance of the first junction (the resistance of the deposited oxide is considered as infinite). R is inversely proportional to the transition rate between a Si nanocrystal and the substrate, and is strongly affected by the thickness and quality of the injection oxide, as well as by the size of the nanocrystals. Fitted results for the 2 and  $5 \times 10^{16} \text{Si cm}^{-2}$  implanted devices indicate characteristic times of 5.5 and 1.2  $\mu$ s, respectively, for a gate voltage of -10 V. More negative gate bias leads to shorter characteristic times, while longer times are observed for a lower negative bias. This is because the coupling between the accumulation layer and the Si nanocrystals depends on the charge density in the nanocrystals. The charge density is governed by the transition rate between the substrate and the nanocrystals, and is affected by the lateral coupling between the nanocrystals.

For the 2 and  $5 \times 10^{16}$  Si cm<sup>-2</sup> implanted devices, where the nanocrystals appear to be coupled laterally (i.e., the layer of nanocrystals is quasicontinuous), charge injection through the more conductive paths in the defective oxide leads to a strong charging of the nanocrystals. As the defect states in the oxide introduced by ion implantation and also the extent of the lateral coupling between the nanocrystals are both expected to vary with dose, a lower dose gives rise to a longer characteristic time, in agreement with our observations for the 2 and  $5 \times 10^{16} \text{ cm}^{-2}$  cases. The very long characteristic times observed for low implantation doses  $(<2\times10^{16}\,\mathrm{cm}^{-2})$  are due to the improved quality of the oxide and the structural arrangement of the Si material after annealing. The traplike behavior of excess Si<sup>6</sup> expected in the case of  $5 \times 10^{\overline{16}}$  cm<sup>-2</sup> and/or the presence of electronic states at the surface of the uncoupled Si grains (case of 1  $\times 10^{16}$  cm<sup>-2</sup>) lead to an increased charge storage time in the oxide and cause the flatband voltage shifts shown in Fig. 2.

3452 Appl. Phys. Lett., Vol. 77, No. 21, 20 November 2000



FIG. 4. Source-drain current vs gate voltage (triangular signal) of *n*MOS transistors with a 4  $\mu$ m gate length for two Si implantation doses and two different sweep rates (frequencies). The device threshold voltage shift ( $\Delta V_T$ ) vs frequency of +15/-15 V and +10/-10 V  $V_G$  triangular signals is shown in the inset. The drain voltage was fixed at 0.1 V.

The transfer characteristics of nMOS transistors with  $5 \times 10^{15} \,\mathrm{cm}^{-2}$  and  $1 \times 10^{16} \,\mathrm{Si} \,\mathrm{cm}^{-2}$  implanted gate oxides under different gate voltage sweep rates appear in Fig. 4. The measurements were performed in a way similar to that of Ohzone *et al.*<sup>7</sup> A load resistor ( $R_L = 100 \Omega$ ) is connected between the source electrode and ground to monitor the source-drain current  $I_{DS}$  through source voltage ( $V_s$  $=I_{\text{DS}}R_L$ ) measurements. Triangular signals of +15/-15 V and +10/-10 V amplitude (V<sub>G</sub>) were applied to the gate electrode for a wide range of frequencies. A strong reduction of the source-drain current is observed, as the frequency of the  $V_G$  signal decreases. The magnitude of the source-drain current suppression is found to depend on the implantation dose. This effect can be related to the interface traps generated by ion implantation. It has been reported that excess Si at the Si/SiO<sub>2</sub> interface acts as a slow interface trap in thermal equilibrium with the Si substrate. The occupancy of these traps in the inversion regime results in the accumulation of negative charge close to the Si/SiO<sub>2</sub> interface. This charge accumulation effect reduces the mobile charge density in the transistor channel. Figure 4 (inset) shows the dependence of the threshold voltage shift  $(\Delta V_T)$  on the gate voltage sweep rate. For  $5 \times 10^{15}$  Si cm<sup>-2</sup> implanted devices,  $\Delta V_T$  monotonically increases as the frequency decreases, with a tendency for saturation in the +15 V/-15 V  $V_G$  regime. In the case of  $1 \times 10^{16}$  Si cm<sup>-2</sup> implanted devices and for a +15 V/-15 V  $V_G$  signal,  $\Delta V_T$  increases continuously up to 10 Hz and then decreases significantly, approaching saturation values lower than that for the  $5 \times 10^{15} \text{ cm}^{-2}$  case. For a  $V_G$  signal of +10 V/-10 V,  $\Delta V_T$  increases up to 1 Hz and then slightly decreases, reaching saturation values similar to those measured in the +15 V/-15 V  $V_G$  regime. The decrease of the threshold voltage shift observed for the  $1 \times 10^{16} \,\mathrm{cm}^{-2}$  case in the low frequency regime can be attributed to a dynamic charge exchange between the nanocrystals and the transistor channel during the measurement. Because a nanocrystal has a larger capture cross section than the defects related to the implantation (case of  $5 \times 10^{15} \text{ cm}^{-2}$ ) or those located at the nanocrystal-oxide



FIG. 5. Logarithmic and linear (inset) transfer characteristics for  $1 \times 10^{16}$  Si cm<sup>-2</sup> implanted, H<sub>2</sub>- and N<sub>2</sub>-annealed devices. The gate voltage is swept continuously from -15 to +15 V.

interface (case of  $1 \times 10^{16} \text{ cm}^{-2}$ ), the observed dynamic charge exchange mainly takes place through the nanocrystal electronic states and the inversion layer. This implies a thermal activation process as an electron injected into a nanocrystal is localized at an interface defect. The suggested mechanism is supported by our experimental results at low temperature (77 K), where the threshold voltage shift increases monotonically as the frequency decreases.

Figure 5 shows the effect of H<sub>2</sub> annealing treatment on the logarithmic and linear (inset of Fig. 5) transfer characteristics of a  $1 \times 10^{16}$  Si cm<sup>-2</sup> implanted device.  $I_{\rm DS} - V_G$  characteristics are substantially improved after H<sub>2</sub> treatment, resulting in a subthreshold swing (SS) of 0.32 V/decade and an ON-current ( $I_{\rm ON}$ ) of 250  $\mu$ A, compared to a SS of 0.44 V/dec and  $I_{\rm ON}$  of 80  $\mu$ A for N<sub>2</sub>-annealed devices. This observation suggests that hydrogen passivates silicon-dangling bonds at the Si/SiO<sub>2</sub> interface, thereby reducing the interface trap density. Moreover, the threshold voltage window is larger for the N<sub>2</sub>-annealed devices, indicating that H passivation also takes place at the Si–nanocrystal/SiO<sub>2</sub> interface.

In brief, we have explored the possibility of fabricating MOS memory devices through very-low-energy (1 keV) Si<sup>+</sup> implantation. Device electrical characteristics correlate strongly with the spatial arrangement and structural state of implanted Si as well as with the presence of various defects/ traps in the injection oxide and at the Si nanocrystal/SiO<sub>2</sub> and SiO<sub>2</sub>/Si substrate interfaces. Clear memory characteristics are observed for doses less than  $2 \times 10^{16}$  cm<sup>-2</sup> and low electric fields.

- <sup>1</sup>S. Tiwari, F. Rana, H. Hanafi, A. Hartstein, E. F. Crabbé, and K. Chan, Appl. Phys. Lett. **68**, 1377 (1996).
- <sup>2</sup>H. I. Hanafi, S. Tiwari, and I. Khan, IEEE Trans. Electron Devices **ED-43**, 1553 (1996).
- <sup>3</sup>Y.-C. King, T.-J. King, and C. Hu, Tech. Dig. Int. Electron Devices Meet. **1998**, 115 (1998).
- <sup>4</sup>P. Normand, D. Tsoukalas, E. Kapetanakis, J. A. Van Den Berg, D. G. Armour, J. Stoemenos, and C. Vieu, Electrochem. Solid-State Lett. 1, 88 (1998).
- <sup>5</sup>N. Horiguchi, T. Futatsugi, Y. Nakata, and N. Yokoyama, Jpn. J. Appl. Phys., Part 2 **36**, L1246 (1997).
- <sup>6</sup>A. Kalnitsky, A. R. Boothroyd, J. P. Ellul, E. H. Poindexter, and P. J. Caplan, Solid-State Electron. **33**, 523 (1990).
- <sup>7</sup>T. Ohzone, T. Matsuda, and T. Hori, IEEE Trans. Electron Devices **43**, 1374 (1996).